========================================================================



| Company Name | SILVACO | Company Logo |
|---|---|---|
| **Address** | 5F, Star-City Bldg., 140, Gucheonmyeon-ro, Gangdong-gu, Seoul, Korea |  |
| **President** | ManGyu Hwang | |
| **Website** | https://www.silvaco.com | |
| **E-mail** | krsales@silvaco.com | |
| **Telephone** | 82-2-447-5421 | |
| **Fax** | 82-2-447-5420 | |
| **Exhibitor Introduction** | Silvaco is a leading provider TCAD, EDA software, and semiconductor design IP, used for process and device development for advanced semiconductors, power IC, display, memory, and SoC design. For over 35 years, Silvaco has enabled its customers to develop next generation semiconductor products in the shortest time with reduced cost. The company is headquartered in Santa Clara, California and has a global presence with offices located in North America, Europe, Japan, China, Taiwan, Korea, and Singapore. | |
| **Exhibit Description** | The integration of Silvaco's TCAD with analog and customs design suites provides display development teams with comprehensive analysis they need to better understand and optimize pixel performance. Silvaco's TCAD solution models the complex and diverse structures found in the newest displays and simulates them to provide insight into their performance and behavior. Our device modeling tools help display designers generate accurate models of pixels to enable them to simulate the correct behavior of displays. Our analog and custom design solution, with its pixel array | |

| | |
|---|---|
| | placement and routing capabilities, is tuned to quickly produce circuit layouts that match the required manufacturing constraints and ensure design quality. To analyze the electrical behavior of digital displays, our circuit simulation tool uses advanced modeling of devices to capture their static and dynamic behavior, with capacity to handle millions of thin-film transistors (TFTs). |
| **Exhibit Product** | <ul><li>Victory – 2D/3D TCAD Process & Device Simulation</li><li>Gateway – Schematic Editor</li><li>Expert – Layout Editor</li><li>SmartDRC/LVS – Physical Verification</li><li>Hipex – Parasitic Extraction</li><li>SmartSpice – Circuit Simulation</li><li>Utmost IV– SPICE Model Generation</li><li>Jivaro Pro – Parasitic Reduction</li><li>Viso – Parasitic Analyzer and Debugger</li><li>Belledonne – Layout Parasitic Extraction Comparison</li><li>VarMan – Statistical Variation and Yield Analysis</li></ul> |