## Positive Bias Stress in Flowing Drain Current-Induced Degradations in Self-Aligned Top-Gate a-IZO TFTs

Sungju Choi,<sup>1</sup> Jonghwa Kim<sup>1</sup>, Jungmok Kim<sup>1</sup>, Jun Tae Jang<sup>1</sup>, Hara Kang<sup>1</sup>, Dong Myong Kim<sup>1</sup>, Sung-Jin Choi<sup>1</sup>, Jae Chul Park<sup>2, #</sup>, and Dae Hwan Kim<sup>1,\*</sup> <sup>1</sup>School of Electrical Engineering, Kookmin University, Seoul, 136-702, Korea Tel.: 82-2-910-4872, \*E-mail : <u>drlife@kookmin.ac.kr</u> <sup>2</sup>Samsung Advanced Institute of Technology, Suwon-Si, 443-742, Korea #E-mail : jackpot.park@samsung.com

Drain current-flowing stress is the most important instability of oxide thin-film transistor (TFT)-driven backplanes in active-matrix organic light-emitting diode (AMOLED) displays. It has been worthy of notice very recently and especially a deep understanding of instability in oxide TFTs under AMOLED operation condition has become a critical issue for commercializing the oxide TFTs technology. Moreover, the oxide TFTs with top-gate structures have indicated advantageious features, such as rather higher mobility and lower source/drain(S/D) resistance, than the features of bottom-gate structured oxide TFTs [1-2]. However, the positive bias stress in flowing drain current-induced instability in the top-gate structured oxide TFTs have been rarely investigated in the perspective of frequency-dispersion of C-V curve and self-heating effect.

In this work, the current-flowing stress-induced degradation in the self-aligned top-gate indium-zinc-oxide (IZO) TFTs is investigated and the related mechanisms are discussed with self-heating effect, *i.e.*, the positive bias stress condition( $V_{DS}/V_{GS} = 13V/13V$ ). The subgap density-of-states (g(E)) was traced with the stress time by using the multifrequency C-V method [3]. As the stress time increased, it was found that the frequency-dispersion of C-V characteristics, the negative shift of threshold voltage in forward mode( $\Delta V_{TF}$ ) and in S/D interchange reverse mode( $\Delta V_{TR}$ ) became prominently different due to the various temperature and width[Fig. 1(a), (b)] by local joule-heating[4]. In comparison with the various temperature and width, generation of both deep donor-like trap and the annihilation of shallow donor-like trap were clearly increased in the drain region under high temperature and wide width [Fig. 1(c)]. This finding was consistent not only with the current-flowint stress time-evolutions of I-V and C-V characteristics and local degradation near the drain region, but also with various temperature and width as well.



Fig. 1. (a)  $\Delta V_T$  and (b) Capacitance-voltage curves. The stress time evolutions of DOS in (c) various temperature condition and width.

## Acknowledgment

This work was supported by National Research Foundation of Korea through the Ministry of Education, Science and Technology (Grant No. 2013 R1A1A2013100) and the Ministry of Science, ICT and Future Planning (Grant No. 2013R1A1A2065339), in part by BK+ with the Educational Rese arch Team for Creative Engineers on Material-Device-Circuit Co-Design under Grant 22A20130000042.

## References

- 1. N. Morosawa, et al., J. J. Soc. Inf. Disp., 20 (1), 47 (2012).
- 2. J. C. Park, et al., IEDM '09 Technical Digest, p. 191 (2009).
- 3. S. Lee, et al., IEEE Electron Device Lett., 31 (3), 231 (2010).
- 4. J. Kim, et al., Applied Physics Lett., 105, 043501 (2014)